

FIG. 1




FIG. 2

```

graph LR
    MP[MICROPROCESSOR 402] --- 304 --- CM[CACHE MEMORY 306]
    MP <--> 308
  
```




FIG. 4




FIG. 5A

**FIG. 5B**

